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Abstract 
As the demand for more devices to become wireless increases, there is a need for linear, efficient 
monolithic power amplifiers to deal with the variations in modulation of signals. With partial support 
from Cal Poly C3RP Grant #52268, this paper explains the implementation of and analyzes a circuit that 
actively biases a bipolar transistor to operate as a Class C amplifier. The Class C amplifier can maintain 
constant conduction angle over a range of output powers by using a Class B amplifier to force a scaled 
DC current vs. input magnitude curve on to a Class C amplifier. The knee in the current voltage 
characteristic of the amplifier is addressed and compensated for when building the circuit. A two tone 
intermodulation shows the linearity of the amplifier. A linear constant conduction angle amplifier with a 
conduction angle of 137 degrees is presented.  
Introduction 
The circuit used throughout this paper was designed and simulated by Stephen Garber in his senior 
project, “Constant Conduction Angle Bias Generation for Monolithic RF Power Amplifiers.” This paper 
is a continuation of this work to construct, test and analyze this circuit with actual components: discrete 
resistors, capacitors, and bipolar transistors; to see if simulated outcomes match measured results.  
The proposed circuit was first put together on a breadboard using values given in the diagram. Each stage 
of the amplifier is added and tested before proceeding to the next step to insure consistency throughout 
the amplifier. Resistance and capacitor values were slightly altered to fit desired results and attenuate 
noise. After probing each node on the breadboard and seeing correct waveforms, the circuit was 
transplanted and soldered onto a vector board.  
Similarly with the breadboard, the vector board was constructed in stages and tested. The Class B 
amplifier stage was tested to make sure constant current was achieved through the current mirror and the 
base was biased. The Class C amplifier was added to test the dynamic bias of the transistor with the help 
from the feedback operational amplifier. The output transistor was connected to mimic the output current 
of the Class C amplifier. The whole circuit was then tested for any miscellaneous oscillations that would 
add to noise. Two frequencies were mixed and the linearity of the circuit was confirmed.  
Background 
As technologies grow and become more abundant throughout the world, there is a need to supply more 
power to each of these technological devices. Some solid state transistor devices use more power to 
preserve linearity. Whereas others are efficient at consuming little power but then lose linearity.  Many 
power amplifier devices are the former. Since we do not want to waste energy in these devices, there is a 
huge tradeoff between efficiency and linearity.  
A power amplifier is linear if the measure of the gain is constant over a range of input powers. Efficient 
power amplifiers are classified by the amount of energy used to produce the needed output power. There 
are three main types of operation for power amplifiers: Class A, Class B, and Class C. 
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A Class A amplifier conducts over the full range of the input signal. Therefore the transistor is biased 
such that output signal is a full representation of the input. This linear operation amplifies the input 
sinusoid but because of constant conduction of current only allows an efficiency of 25%. 
A Class B amplifier conducts 50% of the waveform from the input signal. The transistor is biased so the 
device is only conducting current for half the signal, therefore increasing the efficiency to 78.5%. Class B 
amplifiers are less linear than Class A amplifiers due to deviation from the ideal amplifier.  
A Class C amplifier conducts less than 50% of the waveform from the input signal. This amplifier 
becomes more efficient as the conduction percentage decreases. So at 0% conduction the power amplifier 
is 100% efficient. The gain of Class C amplifier is function of the percentage of the input signal that the 
transistor is conducting. Thus if the input signal is biased at a static DC voltage the gain of the amplifier 
would vary due to the input power changes which would cause the  conduction percentage to alter. This in 
turn would lead to a very nonlinear amplifier, unless the amplifier was biased dynamically.  
QPSK is one digital modulation technique that has a constant output power. Thus a Class C amplifier 
with a constant biased DC input would easily transmit signals without losing linearity due to QPSK 
modulates its signal with phase shifting. Since the digital data in a QPSK modulated signal is presented 
only as phase shifts, and not as amplitude variations, the Class C biased transistor will always be 
conducting for the same percentage of the input waveform, thus the gain of the amplifier is constant. 
But in order to adjust for amplitude variation as well as phase shifts, the Class C biased transistor must 
maintain that same percentage of conduction with changing amplitudes. Modulation techniques like 
QAM64, and multi carrier communication schemes, like CDMA, have high peak to average power ratios. 
If these signals are amplified with a statically biased Class C power amplifier, the times that the signal has 
a large magnitude would experience greater gain. This nonlinearity results in undesired out of band 
signals. This paper deals with increasing the linearity of a Class C amplifier by actively controlling the 
bias, but maintaining the efficiency. 
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Constant Conduction Angle 
 
Figure 1: Voltage and current waveforms for the ideal turn-on approximation 
Consider an ideal transistor amplifier, as shown in Figure 1, where the current voltage characteristics are 
given by: 
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Consider some input sinusoid, also shown in Figure 1: 
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Class B Operation 
Class B operation can be considered a special case of the above, where VDC = 0 V and θ = 180 degrees. 
From (5), the ratio of DC current to AC input is given as: 
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From (6), the fundamental AC current is given as: 
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Class C Operation 
Class C operation is defined as any case where the conduction angle is less than 180 degrees, so, from (5) 
the DC current to AC input ratio is given as:  
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and the AC current, from (6), is given as:  
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Maintaining a Constant Conduction Angle 
From (10), it is seen that for a Class C amplifier, IAC is a linear function of VAC if the conduction angle, θ, 
is kept constant. For a constant conduction angle to be maintained for input signals of different 
magnitudes, the DC bias voltage for the class C amplifier must be adjusted by (3). If the input voltage is 
large, the bias voltage must be reduced so that the transistor is only conducting for a portion of the input 
waveform. 
To generate a constant VDC bias to VAC input ratio, which is required for a constant conduction angle, a 
scheme of comparing the DC currents in a dummy Class B amplifier and a dummy Class C amplifier 
which are driven with the same input signal of different magnitudes, is developed. This bias voltage can 
then be used to bias a large output transistor such that it always conducts with the same conduction angle 
and the fundamental output current is linear with the input magnitude. 
The following equation determines the ratio of DC current in the class B dummy to the DC current in the 
class C dummy, and the ratio of input magnitudes to the two dummy transistors, needed to maintain a 
constant conduction angle. If this product of ratios is kept constant, a DC bias voltage will be generated 
that maintains a constant conduction angle. From (7) and (9): 
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Prepared Circuit 
 
Figure 2: Proposed constant conduction angle bias generation circuit 
Q1 operates as a Class B amplifier, with the bias voltage generated by Q2. The bias current is determined 
by the collector resistance of Q2, R1. Q2 is driven with a voltage controlled voltage source, which is set 
to multiply the main input signal by some constant that is normally less than unity. 
Q3 is operated as a Class C amplifier. The collector resistances and capacitances of Q1 and Q2 are used to 
generate a DC voltage that is representative of the DC current flowing through each amplifier. These DC 
voltages are compared by op amp U1. Op amp U1 then sets the DC bias voltage for the Class C amp so 
that the DC currents in each amplifier are the same. 
By changing the ratio of R2 and R3, the ratio of the DC currents that is apparent to the op amp is set. By 
changing the constant of the voltage controlled voltage source, the ratio of input voltage to the two 
amplifiers can be set. From equation (11), these parameters set the conduction angle. 
Q4 through Q13 are all in parallel, and form the output transistor. This large output transistor is driven 
with the same input and DC bias as the Class C amplifier, so it will be biased in Class C and at the same 
conduction angle as Q3. Matched transistor all operating at the same temperature are needed to ensure 
that the biasing circuitry produces the correct bias voltage. These are the conditions that would be found 
in a monolithic integrated circuit. 
Q1 is said to be the dummy Class B and Q3 is said to be the dummy Class C. These two transistors are 
essentially the control circuit that regulates the output transistor. The sole purpose of these transistors is to 
generate a DC voltage that will be used to bias the large output transistor. Q1 and Q3 are much smaller 
than the large output transistor so that they do not consume much power, but still generate the needed DC 
bias voltage. 
Ultimately, the output transistor will drive a resonant matching network. This matching network will 
remove harmonics of the signal and reconstruct the input signal. 
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Procedure 
Figure 2 is the proposed circuit that was constructed on first a breadboard for testing and on a vector 
board for analysis. The circuit was built in stages and tested to make sure that step was functioning 
properly before proceeding to the next stage. The three stages of this constant conduction angle amplifier 
are the Class B amplifier, the Class C amplifier, and the output transistor. All transistors in this circuit 
were CA3086 DIP package chips with all their substrates grounded.  
Class B Amplifier 
The Class B amplifier is the first stage of the constant conduction amplifier. Figure 3 shows the circuit 
schematic of the current mirror for the Class B amplifier, Q2. The Q1 transistor provided the DC current 
which was reflected in the collector of Q2 needed to drive the op-amp in the later stage. R3 was a linear 
variable potentiometer and was adjusted to test multiple currents through Q1 and Q2.  
 
Figure 3: Current mirror for the Class B transistor 
A small input signal was applied to the base of the Class B transistor to make sure the effects were 
amplified on the collector.  
Class C Amplifier 
The second stage of the constant conduction amplifier is the Class C biased transistor. This Class C 
amplifier creates the conduction angle needed. An operational amplifier is present in the circuit to provide 
feedback for the Class C transistor to have dynamic DC voltage bias base. The collector current from the 
Class C is fed into the positive input of the op-amp and the collector current from the Class B is fed into 
the negative input of the op-amp. A feedback capacitor is place across the negative input and the output of 
the op-amp to compensate and attenuate any noise or unwanted oscillations. As with the Class B 
amplifier, the Class C collector current was measured to verify it was equal to the Class B collector 
current. A small signal was applied to the base of both the Class C and Class B to confirm correct 
amplification.  
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Figure 4: Equal DC current, unequal input voltage scaling implementation 
The base of the Class B amplifier was then replaced with a capacitive voltage divider. Figure 4 shows the 
full circuit. This creates unequal input voltages where the Class B base transistor has a smaller input than 
the Class C base transistor. The conduction angle is determined by:  
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The inputs and the output nodes of the op-amp were probed and viewed on an oscilloscope to see 
oscillations that would be fed back into the system. To correct for some of the noise and oscillations the 
input signal was decreased to 10 kHz and changed to a square wave. The ringing on the base of the Class 
B and Class C amplifier was observed. The feedback capacitor across the op-amp was increased to 
dampen out the ringing.  
Output Transistor 
The last stage of the circuit is the output transistor which is eight bipolar transistors placed in parallel to 
provide the extra boosted current to drive the resonant matching network. In this paper the small 51Ω load 
on the collectors of the transistors. The main idea of the output transistor is to mirror the current from the 
collector of the Class C transistor, but since the output transistor is much larger, the current through the 
output would be greater than the current in the Class C. A proper load could be applied to drive a 
matching network but a small 51Ω load is presented for testing and analyzing.  
Two Tone Intermodulation Distortion 
In order to check for linearity in the fully constructed amplifier a two tone signal was inserted into the 
circuit and the output was viewed on a spectrum analyzer. Initially no signal was inputted to see if any 
anomalies would be present. A single tone was then applied to the amplifier to see if any more spurious 
frequencies became present. Next a dual tone was presented. Two frequencies, 990 kHz and 1100 kHz, 
were chosen to check for linearity in the circuit but were picked so they would not interfere with the 
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spurious frequencies. The full circuit schematic used in this paper is seen in Figure 5. Some of the 
transistors in the output transistor were connected in parallel therefore the resistance is 13Ω. The  
 
Figure 5: Actual circuit used in testing and analyzing 
Results 
Figure 6 below shows the completed vector board layout of the circuit. As seen in the figure each chip is 
labeled for a specific function.  
 
Figure 6: Assemble circuit board on 2x2 inch vector board 
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The transistors used were DIP package CA3086 npn bipolar junction transistors. The op-amp is a single 
rail LM6132 8-DIP operating from 0 to 10V. The resistors are discrete, through hole, ¼ W, carbon film 
resistors with a 5% tolerance. One linear potentiometer ranging from 0 to 100kΩ was used. The 
capacitors in the circuit were one electrolytic that stabilizes the supply voltage and a few ceramic that 
provided the feedback across the op-amp and coupling of the transistors.  
Class B Amplifier 
Figure 7 below shows the circuit schematic of the first stage, the Class B amplifier, of the constant 
conduction angle amplifier. 
 
Figure 7: Class B bias circuit, and sample current output waveforms for various input magnitudes 
When the transistor is biased in Class B configuration the collector current deviates from ideal as seen in 
Figure 7. When measuring the current through the 300Ω load the same result was seen in Figure 8. This 
knee effect shown in Figure 9 will need to be compensated for with the Class C amplifier so that the 
conduction angle will remain constant. Figure 8 shows multiple resistance values from the potentiometer. 
All values show a definite knee as the input voltage increases but 18kΩ was most linear while still 
providing enough current to drive the op-amp, so 18kΩ was used for the rest of the tests and analysis. The 
data for these DC currents can be found in Table 1 in the Appendix. 
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Figure 8: IDC vs. VIN for various bias currents in a CA3086 Class B amplifier 
 
 
Figure 9: Measured collector current on the Class B amplifier, Q1 
Increasing the VAC,B / VAC,C ratio is needed if the  IDC,C / IDC,B is reduced. This ensures the same conduction 
angle with different ratios. There is a severe repercussion of increasing the voltage ratio. The larger that 
this ratio is, the closer the Class B is to a region where the output suffers gain compression. By keeping 
the voltage ratio low, gain compression in the Class B can be avoided. It would be very beneficial if this 
voltage ratio could be kept low, since a Class C biased amplifier naturally needs a larger input than a 
Class B does, but it was seen that increasing the voltage ratio was often needed to maintain linearity. 
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Figure 10: Measured input voltage to Class B biased transistor, Q1 
 
Figure 11: Simulated input voltage to Class B biased transistor, Q1 
As we can see in Figure 10, the input voltage to the Class B biased transistor is at a slightly lower DC bias 
than the simulated bias in Figure 11. This slight down shift in DC voltage is caused by the capacitive 
voltage divider. Since the capacitors are not precise and have a 5% tolerance, one capacitor would be 
higher than the other presenting a DC shift down as the amplitudes get larger.  
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Class C Amplifier 
After the Class B amplifier was verified, the Class C amplifier and the op-amp were attached to the 
circuit. Figure 12 below shows the DC collector current of the Class C amp. Once again the knee effect is 
present in the CA3086 transistor.  
 
Figure 12: IDC vs. VIN for a CA3086 Class C amplifier 
 
Figure 13: Measured Current through load for 100mVpp and 750mVpp on base of Class C amplifier 
The knee effect of current voltage characteristic from the transistor is present in Figure 13 because at low 
input voltages like 100mVpp the conduction angle is greater than at an input of 750mVpp. In this case at 
100mVpp the conduction angle is 288° and at 750mVpp it is 137°. This might be corrected by changing 
the DC current ratio between the Class C and the Class B.  
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Figure 14: Measured voltage across load in collector of Class C biased transistor, Q3 
 
Figure 15: Simulated Current in collector of Class C biased transistor, Q3 
When looking at the simulated output current of the Class C biased transistor in Figure 15, there is no DC 
current flowing in the collector when the not conducting. This is not the case with actual circuit. Seen in 
Figure 14, there is a small DC current in the collector of the Class C transistor when the transistor should 
not be conducting. When the input amplitude is increased the DC current in the Class C amplifier also 
increases. This inefficiency may be due to a correction on biasing the bases of the Class B and Class C 
transistors.  The data collected on the current through each transistor can be found in Table 2 in the 
Appendix. 
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Figure 16: DC base voltage to Constant Conduction Angle biased Transistor, Q3 
 
Figure 17: Measured input voltages to Constant Conduction Angle biased transistor, Q3 
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Figure 18: Simulated input voltage to Constant Conduction Angle biased transistor, Q3 
As we see in the Figure 16, Figure 17, and Figure 18, the bias voltage on the base of the Class C transistor 
is dynamically changing. Figure 17 is a screenshot of multiple input amplitudes of the base of the Class C 
transistor which matches the simulation in Figure 18. In order to optimize the Class C amplifier to 
minimize the DC collector current, the base voltage of the Class B amplifier will need a more adjusting. 
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The feedback operational amplifier allows the base of the Class C transistor to have a dynamic DC base 
voltage and the feedback capacitor attenuates noise and oscillations that will occur due to parasitic 
capacitance in the op-amp. Figure 19 shows that there no ringing on the base of the Class B transistor 
making it critically damped. But there is overshoot on the base of the Class C transistor.  
 
 
Figure 19: Damping effect on base of Class B and Class C amplifier 
 
Figure 20: Adjustment from 100nF capacitor to 200nF capacitor on feedback of the op-amp 
To compensate for the overshoot on the Class C transistor the feedback capacitor was increased from 
100nF to 200nF. As seen in Figure 20 an adjustment of 5mV in the overshoot fixed some of the ringing. 
Higher capacitor values were tried but no significant difference was noticed from the 200nF capacitor.  
The output and the inputs of the op-amp were also probed to see if noisy oscillations were being amplified 
in the circuit. As seen in Figure 21 and Figure 22, only the inputted frequency was present on the inputs 
and output of the op-amp.  
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Figure 21: DC Voltage at Output and input of op-amp at 250 kHz 
 
Figure 22: DC Voltage at Output and Input of op-amp at 750 kHz 
 
 
Output Transistor 
Once the Class C amplifier was conducting and holding its conduction angle as the input voltage is 
varied, the Output transistor was attached. Figure 23 shows multiple output voltages over multiple input 
powers similar to Figure 14 but with the output transistor there is no DC current present when not 
conducting.  
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Figure 23: Measured voltage across load in collector of Output Transistor at multiple input powers 
 
Figure 24: Measured voltage across load in collector of Output Transistor at input voltage of 100mVpp 
 
Figure 25: Measured voltage across load in collector of Output Transistor at input voltage of 750mVpp 
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The conduction angle of the lower input voltages is still greater than with larger input voltage, seen in 
Figure 24 and Figure 25. An adjustment in the DC current ratio between the Class B and Class C 
transistor will correct this.  
 
Figure 26: Output Transistor Base and Collector Constant Conduction Angle comparison 
 
Two Tone Intermodulation Distortion 
An amplifier that has a non-linearity in its IAC vs. VIN curve will produce intermodulation products when 
amplifying inputs that have amplitude variations. To measure the linearity of an amplifier, a two tone 
intermodulation test can be done. 
 
To perform a two tone intermodulation test, two sinusoids that are close in frequency are applied to the 
input, and then the intermodulation products are measured by performing the FFT. Intermodulation 
products occur at integer multiples (f2 – f1), specifically f2 + n(f2 – f1) and f1 - n(f2 – f1) 
 
 
Figure 27: Frequency and time domain two tone intermodulation test 
In this paper, two frequencies were chosen after looking at the circuit outputted with no input signal. As 
we see in Figure 28, there are a few anomalies that present themselves when the input is grounded. There 
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are five spurious frequencies that show up when no signal is applied: 992 kHz, 1030 kHz, 1284 kHz, 
1345 kHz, and 1405 kHz. The most pronounce frequency being at 1030 kHz.  
 
Figure 28: Anomalies 
A single tone was applied to the circuit and the output power of the fundamental single tone 995 kHz and 
the anomalies were recorded for multiple input voltages. The 995 kHz frequency was chosen so the 
anomalies would not be shrouded under the bandwidth of the 995 kHz signal when the input power is 
increased. The data collected from the single tone signal is presented in the Appendix in Table 3. 
. 
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Figure 29: Output Powers of 995kHz Single Tone at varying input voltages 
Figure 29 shows the anomalies stay relatively constant as the input power increase. This means that they 
are not dependent on the input signal. Thus, anomalies could be present due to poor solder connections 
between components.  
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Figure 30: 995 kHz Single Tone with 10mVpp input 
 
Figure 31: 995 kHz Single Tone with 50mVpp input 
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Figure 32: 995 kHz Single Tone with 100mVpp input 
Figure 30, Figure 31, and Figure 32 show the single tone 995 kHz frequency and the spurious anomalous 
frequencies at three different input powers. Notice in Figure 32, the anomalous frequency 1030 kHz is 
starts to hide under the “skirt” of the single tone frequency. 
  
 Spahn  24 
 
A dual tone of 995 kHz and 1100 kHz is applied to the input and the two fundamental frequencies have a 
linear gain, see Figure 33. The mixed frequencies of the two fundamental, third order intermodulation 
880 kHz and 1210 kHz and fifth order intermodulation 770 kHz and 1320 kHz; also show linearity. This 
shows that linearity is kept in the amplifier.  
 
Figure 33: Output Powers of Dual Tone at varying input voltages 
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Figure 34: Fundamental and Intermodulation frequencies of the Dual tone signal 
 
Figure 35: Output Powers of Anomalies for Dual Tone at varying input voltages 
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A dual tone is applied to the circuit at 990 kHz and at 1100 kHz. The fundamental, intermodulation, and 
anomalous frequencies were all noted and recorded.  Figure 35 shows that the anomalies still stay fairly 
constant as the input power is increased. The third order frequency, 880 kHz and 1210 kHz, were present 
at 40mVpp and grew as the input power did, as seen in Figure 37. The fifth order frequencies, 770 kHz 
and 1320 kHz, were present at 100mVpp, seen in Figure 38. All recorded data of the dual tone 
frequencies is in Table 4 referenced in the Appendix. 
 
Figure 36: Dual Tone with 10mVpp input 
 
Figure 37: Dual Tone with 50mVpp input 
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Figure 38: Dual Tone with 100mVpp input 
The Constant Conduction angle was calculated from equation (3). The angle was calculated from base 
and the collector of the output transistor. The values are in Table 5 in the Appendix. 
 
Figure 39: Measured Constant Conduction Angle of amplifier 
Due to the transistor not being ideal the constant conduction angle adjusts at lower input voltages. Figure 
39 shows at lower input voltages the transistor is conducting almost the full signal and as the input 
voltage increases the conduction angle levels out at 125° on the base of the transistor and 137° on the 
collector.  
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Conclusion 
This paper presented a circuit to bias a Class C amplifier to have a constant conduction angle that adapts 
to the input power presented to it. This results in an efficient, yet very linear, Class C amplifier that can be 
used with signals that have amplitude variations.  
This circuit works by comparing the DC currents in a dummy Class C to a dummy Class B amplifier, and 
adjusting the DC bias voltage of the dummy Class C amplifier so that the DC current in the dummy Class 
C amplifier is some scaled version of the dummy Class B DC current. The bias voltage that is generated 
is then used to bias a larger scaled output transistor, which is given the same input as the dummy Class C. 
Because the large output transistor is a scaled version of the smaller dummy Class C amplifier, it will be 
biased the same and exhibit the same conduction angle and linearity. 
The conduction angle of the amplifier can be set by either adjusting the ratio of the magnitudes of the 
input voltages to the two amplifiers, adjusting the DC current forced on the Class C by some constant, or 
both. This paper focuses on only adjusting the magnitude of the input voltages to get the conduction angle 
needed.  
The knee effect of the transistor in the current voltage characteristic is presented. It was shown that a real 
Class B amplifier has a DC current flow when the input voltage is zero. Due to the feedback op-amp the 
Class C amplifier is forced to track the Class B IDC vs. VIN curve.  The Class C IAC vs. VIN curve must 
have a bend to account for it. It was shown that adjusting the current and voltage ratios between the 
dummy Class C and dummy Class B could be used to maximize make these two bends cancel each other 
out, leading to a linear IAC vs. VIN for the Class C. 
Linearity was measured with a two tone intermodulation test. Certain current and voltage ratios lead to 
peaks in the intermodulation distortion. Shifting these peaks to different output powers by a constant 
current drain was demonstrated.
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Appendix 
The following tables are records of the data taken for this paper.  
Table 1: DC currents through Class B amplifier 
 
5kΩ, 1.792mA 10kΩ, 0.912mA 18kΩ, 0.510mA 50kΩ, 0.185mA 80kΩ, 0.116mA 
Vin 
(mVpp) 
Voltage 
(V) 
Current 
(mA) 
Voltage 
(V) 
Current 
(mA) 
Voltage 
(V) 
Current 
(mA) 
Voltage 
(V) 
Current 
(mA) 
Voltage 
(V) 
Current 
(mA) 
0 0.625 2.083 0.283 0.943 0.157 0.523 0.059 0.197 0.038 0.127 
50 0.625 2.083 0.285 0.950 0.159 0.530 0.062 0.207 0.041 0.137 
100 0.626 2.087 0.290 0.967 0.167 0.557 0.072 0.240 0.050 0.167 
150 0.628 2.093 0.298 0.993 0.180 0.600 0.085 0.283 0.063 0.210 
200 0.632 2.107 0.310 1.033 0.196 0.653 0.102 0.340 0.078 0.260 
250 0.637 2.123 0.326 1.087 0.215 0.717 0.121 0.403 0.096 0.320 
300 0.645 2.150 0.344 1.147 0.235 0.783 0.141 0.470 0.116 0.387 
350 0.656 2.187 0.364 1.213 0.256 0.853 0.162 0.540 0.136 0.453 
400 0.670 2.233 0.385 1.283 0.278 0.927 0.184 0.613 0.157 0.523 
450 0.686 2.287 0.406 1.353 0.300 1.000 0.206 0.687 0.179 0.597 
500 0.703 2.343 0.428 1.427 0.323 1.077 0.228 0.760 0.201 0.670 
550 0.722 2.407 0.450 1.500 0.346 1.153 0.251 0.837 0.223 0.743 
600 0.742 2.473 0.472 1.573 0.369 1.230 0.274 0.913 0.246 0.820 
650 0.761 2.537 0.495 1.650 0.392 1.307 0.297 0.990 0.269 0.897 
700 0.782 2.607 0.518 1.727 0.415 1.383 0.320 1.067 0.292 0.973 
750 0.802 2.673 0.541 1.803 0.438 1.460 0.342 1.140 0.315 1.050 
800 0.823 2.743 0.563 1.877 0.462 1.540 0.367 1.223 0.338 1.127 
850 0.843 2.810 0.586 1.953 0.485 1.617 0.390 1.300 0.361 1.203 
900 0.865 2.883 0.609 2.030 0.508 1.693 0.413 1.377 0.385 1.283 
950 0.885 2.950 0.632 2.107 0.532 1.773 0.437 1.457 0.408 1.360 
1000 0.907 3.023 0.655 2.183 0.555 1.850 0.460 1.533 0.431 1.437 
  
 Spahn  31 
 
 
Table 2: DC voltages and currents through transistors on PCB 
Input Voltage 
(mVpp) 
Class C amp 
Base (Vavg) 
DC Volt Parallel 
Transistor (V) 
DC current 
(mA) 
Class B DC Volt 
(V) 
B DC current 
(mA) 
Class C DC volt 
(V) 
C DC current 
(mA) 
0 0.731 0.2955 5.794 0.157 0.523 0.152 0.507 
50 0.727 0.3019 5.920 0.160 0.533 0.154 0.513 
100 0.715 0.3222 6.318 0.166 0.553 0.161 0.537 
150 0.702 0.3540 6.941 0.178 0.593 0.172 0.573 
200 0.685 0.3935 7.716 0.193 0.643 0.187 0.623 
250 0.665 0.4370 8.569 0.210 0.700 0.204 0.680 
300 0.645 0.4844 9.498 0.229 0.763 0.223 0.743 
350 0.625 0.5347 10.484 0.249 0.830 0.243 0.810 
400 0.606 0.5840 11.451 0.269 0.897 0.264 0.880 
450 0.586 0.6372 12.494 0.290 0.967 0.285 0.950 
500 0.565 0.6861 13.453 0.312 1.040 0.306 1.020 
550 0.544 0.7400 14.510 0.333 1.110 0.328 1.093 
600 0.524 0.7920 15.529 0.352 1.173 0.350 1.167 
650 0.503 0.8417 16.504 0.377 1.257 0.372 1.240 
700 0.483 0.8981 17.610 0.399 1.330 0.394 1.313 
750 0.461 0.9488 18.604 0.422 1.407 0.417 1.390 
800 0.440 0.9984 19.576 0.444 1.480 0.439 1.463 
850 0.420 1.0479 20.547 0.466 1.553 0.461 1.537 
900 0.402 1.1020 21.608 0.489 1.630 0.483 1.610 
950 0.379 1.1615 22.775 0.511 1.703 0.506 1.687 
1000 0.356 1.2175 23.873 0.533 1.777 0.528 1.760 
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Table 3: 995 kHz Single Tone 
Input Voltage 
Fundemental 
(dBm) Anomalies (dBm) 
(mVpp) (dBVpp) 995kHz 922kHz 1030kHz 1284kHz 1345kHz 1405kHz 
10 -20 -31.80 -57.10 -50.90 -77.40 -70.60 -59.30 
15 -18.2391 -28.30 -59.10 -51.10 -77.40 -72.00 -62.50 
20 -16.9897 -25.90 -57.20 -45.90 -75.50 -72.10 -60.00 
25 -16.0206 -24.00 -58.10 -46.10 -78.60 -71.20 -59.70 
30 -15.2288 -22.50 -56.30 -50.50 -76.50 -68.90 -60.60 
35 -14.5593 -21.30 -58.10 -51.10 -77.50 -71.20 -63.30 
40 -13.9794 -20.20 -58.00 -50.50 -76.00 -69.00 -61.10 
45 -13.4679 -19.20 -61.20 -51.40 -75.20 -72.40 -66.20 
50 -13.0103 -18.40 -57.80 -46.60 -76.60 -73.00 -62.20 
55 -12.5964 -17.70 -61.20 -48.20 -75.10 -70.70 -64.10 
60 -12.2185 -17.00 -63.30 -47.40 -77.30 -70.70 -61.00 
65 -11.8709 -16.50 -60.10 -47.70 -77.00 -69.60 -66.10 
70 -11.549 -15.90 -59.10 -46.70 -75.50 -69.00 -61.60 
75 -11.2494 -15.50 -59.00 -48.70 -75.10 -71.80 -63.20 
80 -10.9691 -15.10 -59.60 -48.40 -75.30 -72.70 -60.90 
85 -10.7058 -14.70 -59.50 -50.20 -77.30 -71.10 -62.50 
90 -10.4576 -14.40 -58.70 -47.00 -75.50 -72.60 -65.30 
95 -10.2228 -14.00 -63.00 -49.50 -76.00 -70.10 -64.90 
100 -10 -13.80 -63.00 -49.90 -76.80 -73.10 -65.30 
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Table 4: 990 kHz & 1100 kHz Dual Tone 
Input Voltage 
Fundemental 
(dBm) 3rd Order (dbm) 5th Order (dBm) Anomalies (dBm) 
(mVpp) (dBV) 990kHz 1100kHz 880kHz 1210kHz 770kHz 1320kHz 922kHz 1030kHz 1284kHz 1345kHz 1405kHz 
10 -20 -37.50 -37.50 -81.00 -79.80 -80.80 -81.20 -60.70 -50.50 -77.10 -69.60 -59.00 
15 -18.2391 -34.00 -34.00 -80.20 -80.40 -81.00 -82.00 -59.90 -46.20 -76.50 -72.20 -60.50 
20 -16.9897 -31.60 -31.50 -78.50 -78.80 -79.10 -80.30 -56.60 -46.50 -76.60 -68.10 -59.50 
25 -16.0206 -29.60 -29.60 -76.20 -76.40 -78.60 -80.60 -56.40 -49.00 -76.40 -68.50 -59.50 
30 -15.2288 -28.10 -28.10 -74.50 -74.90 -79.90 -81.10 -56.00 -45.60 -75.90 -68.90 -61.80 
35 -14.5593 -26.80 -26.80 -71.40 -71.60 -79.90 -80.10 -60.60 -46.90 -76.50 -71.90 -60.00 
40 -13.9794 -25.70 -25.70 -69.10 -68.70 -79.90 -78.90 -57.00 -45.40 -76.10 -68.40 -59.90 
45 -13.4679 -24.70 -24.80 -67.40 -67.10 -80.20 -79.40 -56.80 -46.10 -76.50 -67.80 -61.20 
50 -13.0103 -23.90 -23.90 -64.80 -65.20 -79.60 -79.10 -58.30 -47.30 -75.90 -68.20 -61.60 
55 -12.5964 -23.20 -23.20 -62.70 -62.90 -78.90 -77.70 -55.30 -45.60 -74.10 -68.00 -59.50 
60 -12.2185 -22.50 -22.50 -61.20 -61.10 -79.20 -77.30 -58.80 -46.30 -75.50 -69.10 -61.50 
65 -11.8709 -21.90 -21.90 -59.30 -59.30 -78.20 -78.10 -56.90 -46.20 -77.00 -69.20 -61.00 
70 -11.549 -21.30 -21.30 -57.80 -57.80 -77.40 -77.20 -57.20 -51.00 -76.60 -68.60 -62.30 
75 -11.2494 -20.80 -20.80 -56.40 -56.40 -75.00 -75.80 -60.60 -48.50 -76.30 -68.60 -61.20 
80 -10.9691 -20.30 -20.30 -55.10 -55.20 -74.40 -74.40 -59.10 -47.10 -76.00 -69.60 -64.00 
85 -10.7058 -19.90 -19.90 -53.90 -54.00 -72.80 -73.20 -59.10 -48.80 -75.40 -68.80 -59.90 
90 -10.4576 -19.50 -19.50 -52.80 -52.90 -71.70 -71.90 -57.30 -50.80 -75.70 -68.40 -60.40 
95 -10.2228 -19.10 -19.10 -51.80 -51.90 -70.60 -69.50 -59.40 -46.90 -75.50 -70.90 -66.20 
100 -10 -18.80 -18.80 -50.90 -51.00 -69.20 -69.20 -59.10 -47.60 -75.40 -70.10 -61.00 
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Table 5: Constant Conduction Angle 
 
Parallel Amp Base Parallel Amp Collector 
Input Voltage 
(mVpp) 
DC actual 
(Vavg) 
Ideal 
Trans 
AC 
(Vpp) 
CCA 
(deg) 
Period 
(ns) 
t-on 
(ns) 
CCA 
(deg) 
0 0.723 0.000 
     50 0.720 0.003 0.080 173 998 872 315 
100 0.705 0.018 0.162 155 997 736 266 
150 0.685 0.037 0.224 141 999 704 254 
200 0.661 0.062 0.328 136 1000 592 213 
250 0.636 0.087 0.408 130 1000 592 213 
300 0.611 0.112 0.496 126 1000 496 179 
350 0.585 0.138 0.580 123 999 480 173 
400 0.559 0.163 0.664 121 1000 452 163 
450 0.578 0.145 0.744 134 1000 452 163 
500 0.558 0.165 0.848 134 1000 440 158 
550 0.539 0.184 0.928 133 1000 440 158 
600 0.514 0.209 1.017 132 1000 424 153 
650 0.492 0.231 1.105 131 1000 424 153 
700 0.470 0.253 1.185 130 1000 408 147 
750 0.450 0.273 1.268 129 1000 408 147 
800 0.431 0.292 1.361 129 1000 396 143 
850 0.407 0.315 1.449 128 1000 388 140 
900 0.387 0.336 1.529 128 1000 388 140 
950 0.359 0.364 1.611 126 1000 388 140 
1000 0.334 0.389 1.681 125 1000 380 137 
 
